AMENDMENT AND RESPONSE UNDER 37 CFR § 1.111

Serial Number: 09/896523 Filing Date: June 29, 2001

Title: VOLTAGE-LEVEL CONVERTER

Page 2 Dkt: 884.453US1

## IN THE CLAIMS

Please amend the claims as shown in the following detailed claim listing.

1. - 28. (Cancelled)

29. (Currently Amended) A voltage-level converter comprising:

a static voltage-level converter including an inverter coupled to no more than two transistors in the static voltage-level converter each of the no more than two transistors directly coupled to a voltage level; and

a split-level output circuit coupled to the static voltage-level converter. The voltage-level converter of claim 1, wherein the static voltage-level converter includes two down-sized transistors.

- 30. (Previously Added) The voltage-level converter of claim 29, wherein the two down-sized transistors are insulated gate field-effect transistors.
- 31. (Currently Amended) A voltage-level converter comprising:

a static voltage-level converter including an inverter coupled to no more than two transistors in the static voltage-level converter each of the no more than two transistors directly coupled to a voltage level; and

a split-level output circuit coupled to the static voltage-level converter, wherein the static voltage-level converter comprises:

an input node, a first output node, and a second output node;

a first pair of transistors connected in series, the first pair of transistors including a first transistor and a second transistor, the first transistor coupled to the input node; and

a second pair of transistors connected in series, the second pair of transistors
including a first transistor and a second transistor, the second transistor of the second pair
of transistors being cross-coupled with the second transistor of the first pair of transistors
and the second transistor of the second pair of transistors being coupled to the first output

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.111

Serial Number: 09/896523 Filing Date: June 29, 2001

Title: VOLTAGE-LEVEL CONVERTER

Page 3 Dkt: 884.453US1

D'all

node, wherein the inverter is coupled to the input node, to the first transistor of the second pair of transistors, and to the second output node, The voltage level converter of claim 2, wherein the second transistor of the first pair of transistors and the second transistor of the second pair of transistors are down-sized.

32. (Currently Amended) The voltage level converter of claim 31, 2, wherein the second transistor of the first pair of transistors and the second transistor of the second pair of transistors are insulated gate field-effect transistors.